

Commissioner for Patents United States Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450 www.uspto.gov

Date Mailed: December 4, 2006

Serial No. :10/777,128 Patent No. :7,109,544 B2

Patent Issued: September 19, 2006

Title

:ARCHITECTURE VERTICAL TRANSISTOR CELLS AND

TRANSISTOR-CONTROLLED MEMOR CELLS

Re: Request for Certificate of Correction

Consideration has been given your request for the issuance of a certificate of correction for the above-identified patent.

Respecting the alleged errors noted in your request, the changes in the Abstract is printed in accordance with the record.

In view of the foregoing your request in the matter is hereby denied.

A certificate of correction will issue for the remaining errors noted in your request.

Relief may be sought by submitting a fee of \$100.

Magdalene Talley
For Cecelia B. Newman, Supervisor
Decisions and Certificate
Of Correction Branch
(703)308-9390 ext. 116
Fax (571) 273-9751

Slater & Matsil, LLP 17950 Preston Road, Ste. 1000 Dallas, TX 75252

CBN/mt